A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving - IMAG Accéder directement au contenu
Communication Dans Un Congrès Année : 2024

A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving

Résumé

We present a novel technique for Electrical Rule Checking (ERC) based on formal methods. We define a relational semantics of Integrated Circuits (IC) as a means to model circuits’ behavior at transistor-level. We use Z3, a Satisfiability Modulo Theory (SMT) solver, to verify electrical properties on circuits — thanks to the defined semantics. We demonstrate the usability of the approach to detect current leakage due to missing level-shifter on large industrial circuits, and we conduct experiments to study the scalability of the approach.
Fichier principal
Vignette du fichier
date2024.pdf (759.75 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04527225 , version 1 (29-03-2024)

Identifiants

  • HAL Id : hal-04527225 , version 1

Citer

Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, et al.. A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving. Design, Automation and Test in Europe Conference, Mar 2024, Valencia, Spain. ⟨hal-04527225⟩
37 Consultations
32 Téléchargements

Partager

Gmail Mastodon Facebook X LinkedIn More